Abstract-This paper describes the implementation of a Euclidean squared classifier with a charge based synaptic matrix and discriminator, based on a previously implemented Hamming classifier. The discriminator circuit is a generalized n-port version of the two-port differential charge-sensing amplifier that is conventionally used in DRAM's for bitline sensing. Both the quantifier and discriminator are implemented by charge based techniques, granting the simultaneous availability of high integration density, low power consumption, and high 
Implementation of a Charge-Based Neural Euclidean Classifier for a 3-Bit
Flash Analog-to-Digital Converter
I. INTRODUCTION
T HE NEURAL Euclidean classifier, like the Hamming classifier [1] , is one of the least complex artificial neural networks. Nevertheless, it achieves distinctive classification tasks with a very high connection efficiency. For any arbitrary combination of exemplar count, convergence to any pattern other than that stored in its memory is impossible. In a charge-based classifier, the classification network consists of a purely capacitive synaptic matrix which is preprogrammed during fabrication. A detailed description has been given [1] of the design and implementation of a charge-based neural Hamming classifier for use with binary inputs. In this case, the programming capacitors in the synaptic matrix are binary in value: either present or absent.
However, in applications of neural networks to instrumentation and measurement tasks, the inputs are often in analog form [2] . One possibility in this case is to digitize the analog signal and proceed with a neural network implemented in digital form [3] . The tradeoff is increased size, power, and system complexity. An alternative explored in this paper is to keep the neural processing in the analog domain. The concept is a straightforward extension of the Hamming classifier of [1] into a Euclidean classifier. In this case the programming capacitors are no longer binary in value, but are chosen to correspond to the analog representation of the exemplar.
The synaptic matrix measures the Euclidean squared distance between an -dimensional input vector and all of the previously fixed neural weights
The "similarity scores" thus generated for the exemplars are described by (1) where is an arbitrary constant and is an arbitrary positive constant. Therefore the similarity score obtains a maximum value when the input vector exactly matches the exemplar vector for the specific row . After eliminating common mode terms that have no influence on the competitive decision process carried out in the discriminator subnet, (1) simplifies to (2) So, for a Euclidean classifier, the capacitive quantifier subnet is the implementation of (2). The discriminator network identifies the best-matching exemplar (the row with maximum ) and determines it as the winner. The next section describes how this function is obtained via circuit variables.
II. CIRCUIT ANALYSIS
A. Quantifier The discriminator subnet (the right side of the circuit in Fig. 1 ) is kept in a high impedance state until is activated, to ensure proper charging of capacitors during the first two clock stages. On , input voltages are transferred to quantifier columns, perturbing row voltages through the synaptic capacitor matrix. These voltages convey the previously defined similarity scores. By writing the steady state total charge during the two clock phases and , and equating them to satisfy charge conservation, we obtain (3) is the voltage of row and is the total normalized capacitance of each row.
is a constant that involves sizing of the synaptic capacitors. Equation (3) has been obtained by using the following definitions: (4) (5) is the th input voltage of the neural classifier.
is the sum of all nonsynaptic capacitances along row . Note that the first term on the right-hand side of (3) is a commonmode term to be ignored, and the second term is identical to the similarity score defined previously. The capacitive quantifier subnet generates the similarity scores in the form of row voltages at the end of the leading transition of .
B. Discriminator
The discrimination process begins as the sources of all NMOS transistors in the feedback matrix are pulled down on . These transistors turn on in saturation and start discharging the rows. The rate of discharge is the lowest for the row of highest voltage because the lower voltages of other rows minimize its pull-down current. Therefore, the voltages of all non-best-matching rows eventually fall below , the NMOS threshold voltage, while that of the best-matching row still remains above . The moment this happens, the best-matching row returns to a high-impedance state while other rows continue to be discharged until all are grounded. This completes the first phase of discrimination. When row pull up transistors are turned on with , all row voltages start an upward swing. Only the voltage of the best-matching row, having an initial advantage of at least one and the highest rate of pull-up, reaches . Other row voltages are kept below by the pull down transistor together with those feedback transistors controlled by the best matching row. Output buffers digitize these signals to or , and transfer them to output channels during . By utilizing this neural Euclidean classifier, we have implemented a CMOS circuit with eight rows and one input as an analog-to-digital converter. The SPICE simulation results are presented in Fig. 2 for the first four clock sequences. The first 20 ns display the precharging of the rows. Next, during , the row voltages are perturbed according to the similarity scores. At 50 ns , the discrimination process begins as the rows are discharged. The pull-up transistors of each row pick the winner as they suppress the rest of the row voltages, once they are activated at 120 ns .
III. DESIGN CONSIDERATIONS

A. Offset Voltage
For the network to select the "winner" properly, the network offset originating from the quantifier and discriminator must be smaller than the minimum voltage difference between the highest two row voltages. The "quantifier offset" is defined as the amount by which a row voltage may differ from its preprogrammed value, due to randomly mismatching capacitive components as a result of fabrication. The "discriminator offset" describes the minimum voltage difference needed between the two highest row voltages for the winner selection. This nonzero voltage is necessary so that randomly mismatching row components and noise will not affect favoring the correct "winner" of the two rows. The detailed formulation of the network offset has been presented in [4] , from which total offset is calculated to be 30 mV for V and a network with eight rows and one input vector (this implies that for all previous formulas).
For the analog-to-digital circuit implementation, the classifier is programmed so that the input of the converter is quantized to eight equal levels. Note that the equal spacing is not a constraint: if desired, one may program smaller quantum spacings in some signal ranges to reduce quantization uncertainty. For this classifier to function properly, the minimum difference between the highest two row voltages, derived in [2] , must be larger than the network offset voltage at any given input (6) where is the minimum quanta spacing between two programmed exemplars. The dummy capacitance of the row with the largest and is set to zero, in order to obtain a minimum . Hence, an equation that gives a restriction of the sizing of the capacitors is obtained. Since must be a positive constant, the denominator of the equation determines the minimum quanta spacing allowed (7) (8) where is the row capacitance of the nonsynaptic and nondummy capacitors. Once these constraints have been satisfied, the classifier may be designed to operate within safety margins. In the implemented circuit, the capacitor values used are 20 times larger than the minimum values required to have the classifier work safely.
B. Reference Voltage
As can be seen from the circuit schematic in Fig. 1 , the reference voltage is the initial value to which each of the row voltages is charged. Since it is the same for every row, it is a common mode term in (3) and (from a mathematical point of view) does not affect the discrimination process. From the point of view of the physical circuit, however, the choice of is very important for successful discrimination among the row voltages. If is too low (less than a threshold voltage above the negative supply , then for some input voltages it is possible that none of the discriminator transistors are conducting. This would be more of a problem for the smaller input voltages. On the other hand, if is too large, then discharging the row voltages would take longer. Also, simulation results have shown that when is too large, the discrimination process may not be carried out correctly and other rows are falsely selected as the winner. In this implementation, the value of was chosen by iteration from simulation results.
IV. IMPLEMENTATION
The circuit of Fig. 1 was fabricated in a 2 m -well CMOS process through the MOSIS service. Fig. 3 shows a die photo of the circuit, with the capacitive quantifer subnet and discriminator network identified. Also implemented was an 8-to-3 encoder which provided the digital output in binary format, rather than the 1-of-8 format at the discriminator output. The total area of the circuit is 500 m 250 m.
V. EXPERIMENTAL RESULTS
A. Classification
To test the operation of the neural classifier A/D, the inputoutput characteristic was displayed on an oscilloscope. The A/D input was a triangle wave over the input range of 0 V to 5 V. The digital output was converted back into analog form with a D/A converter, which was displayed on the scope in -mode. Fig. 4 shows the measured input-output characteristic at a conversion rate of 2.5 MHz. The X axis is the input voltage at 0.5 V/division; the Y axis is the analog representation of the digital output code at one least significant bit per division. Ideally the output would be a series of uniform steps (quantization intervals). Fig. 4 shows good uniformity for the quantization intervals; the differential nonlinearity (peak-to-peak variation of step size from the average) is 29%/ 36% of a quantization interval. The integral linearity error (deviation of code centers from an endpoint fit straight line) is 9%/ 5% of a quantization interval.
B. Power Consumption
At the maximum A/D conversion rate of 5 MHz, the measured power consumption of the entire chip was 21 mW. Most of this power was required by the on-chip voltage reference which was required for producing . The clock-ratedependent component of power consumption was 450 W, indicating the low power requirement of the classifier itself.
VI. CONCLUSIONS
This paper has presented the theory of a charge-based, neural Euclidean classifier, examining its density, power, and speed advantages as well as its limitations due to offset and reference voltage design issues. A 5 MHz analog to digital converter using the neural network has been designed and implemented. The performance of this converter confirms this paper's theoretical background for the neural Euclidean classifier. 
